(30) Priority Data:

09/267,921

## WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 7:		(11) International Publication Number:	WO 00/51167
H01L	A2	(43) International Publication Date:	31 August 2000 (31.08.00)
	1		AT DE CU CV

US

(21) International Application Number: PCT/US00/03664

(22) International Filing Date: 10 February 2000 (10.02.00)

(71) Applicant: FAIRCHILD SEMICONDUCTOR CORPORA-TION [US/US]; 333 Western Avenue, South Portland, ME 04106 (US).

26 February 1999 (26.02.99)

(72) Inventor: SAPP, Steven, Paul; 834 Pine Drive, Felton, CA 95018 (US).


(74) Agents: SANI, Babak, S. et al.; Townsend and Townsend and Crew LLP, 8th floor, Two Embarcadero Center, San Francisco, CA 94111 (US).

(81) Designated States: JP, KR, European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).

**Published** 

Without international search report and to be republished upon receipt of that report.

(54) Title: MONOLITHICALLY INTEGRATED TRENCH MOSFET AND SCHOTTKY DIODE



(57) Abstract

A monolithically integrated Schottky diode together with a high performance trenched gate MOSFET. A MOS enhanced Schottky diode structure is interspersed throughout the trench MOSFET cell array to enhance the performance characteristics of the MOSFET switch. The forward voltage drop is reduced by taking advantage of the low barrier height of the Schottky structure. In a specific embodiment, the width of the trench is adjusted such that depletion in the drift region of the Schottky is influenced and controlled by the adjacent MOS structure to increase the reverse voltage capability of the Schottky diode.

#### FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

							·
	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AL	Amenia	FI	Finland	LT	Lithuania	SK	Slovakia
AM	Annona	FR	Prance	LU	Luxembourg	SN	Senegal
AT	• • • • • • • • • • • • • • • • • • • •	GA	Gabon	LV	Latvia	SZ	Swaziland
AU	Australia	GB	United Kingdom	MC	Monaco	TD	Chad
AZ	Azerbaijan	GE	Georgia	MD	Republic of Moldova	TG	Togo
BA	Bosnia and Herzegovina	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BB	Barbados	GN	Guinea	MK	The former Yugoslav	TM	Turkmenistan
BE	Belgium	GR	Greece		Republic of Macedonia	TR	Turkey
BF	Burkina Faso	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BG	Bulgaria	IE	Ireland	MN	Mongolia	UA	Ukraine
BJ	Benin	IL	Israel	MR	Mauritania	UG	Uganda
BR	Brazil	IS	Iceland	MW	Malawi	US	United States of America
BY	Belarus	IT	Italy	MX	Mexico	UZ	Uzbekistan
CA	Canada		-	NE	Niger	VN	Viet Nam
CF	Central African Republic	JP	Japan	NL	Netherlands	YU	Yugoslavia
CG	Congo	KE	Kenya	NO	Norway	zw	Zimbabwe
CH	Switzerland	KG	Kyrgyzstan	NZ	New Zealand		
CI	Côte d'Ivoire	KP	Democratic People's	PL	Poland		
CM	Cameroon		Republic of Korea	PT	Portugal		
CN	China	KR	Republic of Korea	RO	Romania		
CU	Cuba	KZ	Kazakstan	RU	Russian Federation		
CZ	Czech Republic	LC	Saint Lucia	SD	Sudan		
DE	Germany	LI	Liechtenstein	SE	Sweden		
DK	Denmark	LK	Sri Lanka	SE SG	Singapore		
EE	Estonia	LR	Liberia	20	amgapore		

# MONOLITHICALLY INTEGRATED TRENCH MOSFET AND SCHOTTKY DIODE

#### BACKGROUND OF THE INVENTION

The present invention relates in general to semiconductor

technology, and in particular to a semiconductor device with a monolithically integrated trenched gate MOSFET and SCHOTTKY diode, and its method of manufacture.

5

25

In today's electronic devices it is common to find the use of multiple

power supply ranges. For example, in some applications, central processing units
are designed to operate with a different supply voltage at a particular time
depending on the computing load. Consequently, dc/dc converters have
proliferated in electronics to satisfy the wide ranging power supply needs of the
circuitry. Common dc/dc converters utilize high efficiency switches typically

implemented by power MOSFETs such as those manufactured by Fairchild
Semiconductor. The power switch is controlled to deliver regulated quanta of
energy to the load using, for example, a pulse width modulated (PWM)
methodology.

Referring to Figure 1, there is shown a simplified circuit schematic for a conventional dc/dc converter. A PWM controller 100 drives the gate terminals of a pair of power MOSFETs Q1 and Q2 to regulate the delivery of charge to the load. MOSFET switch Q2 is used in the circuit as a synchronous rectifier. In order to avoid shoot-through current, both switches must be off

## MONOLITHICALLY INTEGRATED TRENCH MOSFET AND SCHOTTKY DIODE

5

25

#### BACKGROUND OF THE INVENTION

The present invention relates in general to semiconductor technology, and in particular to a semiconductor device with a monolithically integrated trenched gate MOSFET and SCHOTTKY diode, and its method of manufacture.

In today's electronic devices it is common to find the use of multiple

power supply ranges. For example, in some applications, central processing units
are designed to operate with a different supply voltage at a particular time
depending on the computing load. Consequently, dc/dc converters have
proliferated in electronics to satisfy the wide ranging power supply needs of the
circuitry. Common dc/dc converters utilize high efficiency switches typically

implemented by power MOSFETs such as those manufactured by Fairchild
Semiconductor. The power switch is controlled to deliver regulated quanta of
energy to the load using, for example, a pulse width modulated (PWM)
methodology.

Referring to Figure 1, there is shown a simplified circuit schematic for a conventional dc/dc converter. A PWM controller 100 drives the gate terminals of a pair of power MOSFETs Q1 and Q2 to regulate the delivery of charge to the load. MOSFET switch Q2 is used in the circuit as a synchronous rectifier. In order to avoid shoot-through current, both switches must be off

3

#### SUMMARY OF THE INVENTION

The present invention provides methods and structures for monolithic integration of a Schottky diode together with a high performance trenched gate MOSFET. Broadly, this invention intersperses a MOS enhanced Schottky diode structure throughout the trench MOSFET cell array to enhance the performance characteristics of the MOSFET switch. The forward voltage drop is reduced by taking advantage of the low barrier height of the Schottky structure. In addition, this diode will have an inherent reverse recovery speed advantage compared to the normal pn junction of the vertical power MOSFET. The invention uses features of the trench process to optimize the performance of the Schottky diode. In a specific embodiment, the width of the trench is adjusted such that depletion in the drift region of the Schottky is influenced and controlled by the adjacent MOS structure to increase the reverse voltage capability of the Schottky diode.

15

20

25

30

5

10

Accordingly, in one embodiment, the present invention provides a monolithically integrated structure combining a field effect transistor and a Schottky diode on a semiconductor substrate, including: a trench extending into the substrate and forming a gate electrode of the field effect transistor; a pair of doped source regions positioned adjacent to and on opposite sides of the trench and inside a doped body region, the doped source regions forming a source electrode of the field effect transistor and the substrate forming a drain electrode of the field effect transistor; and a Schottky diode having a barrier layer formed on the surface of the substrate and between a pair of adjacent diode trenches extending into the substrate, the pair of adjacent diode trenches being separated by a distance W.

In another embodiment, the present invention provides a monolithically integrated structure combining a field effect transistor and a Schottky diode on a semiconductor substrate, including: first and second trenches

5

present invention may be gained with reference to the detailed description below and the accompanying drawings.

#### BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a simplified circuit schematic for a dc/dc converter using power MOSFETs with a Schottky diode;

Figure 2 shows a cross-sectional view of an exemplary embodiment for the integrated trench MOSFET-Schottky diode structure according to the present invention;

Figure 3 shows a cross-sectional view of another exemplary embodiment for the integrated trench MOSFET-Schottky diode structure according to the present invention;

Figure 4 is a cross-sectional view of yet anther exemplary embodiment for the integrated trench MOSFET-Schottky diode structure according to the present invention;

20

25

15

5

Figures 5A and 5B show top views of the integrated trench MOSFET-Schottky diode structure for the embodiments shown in Figures 2 and 3, respectively, assuming an exemplary open-cell trench MOSFET process;

Figure 6 shows a different embodiment for the integrated trench MOSFET-Schottky diode structure of the present invention wherein the Schottky diode is interspersed alternately in parallel with the longitudinal axis of the trenches in an exemplary open-cell trench process; and

Figures 7A and 7B show top view of two alternative embodiments for the structure shown in Figure 6.

#### DESCRIPTION OF THE SPECIFIC EMBODIMENTS

5

10

15

20

25

Referring to Figure 2, there is shown a cross-sectional view of a simplified example of an integrated trench MOSFET-Schottky diode structure fabricated on a silicon substrate 202 according to the present invention. A plurality of trenches 200 are patterned and etched into substrate 202. Substrate 202 may comprise an n-type epitaxial upper layer (not shown). A thin layer of dielectric 204 (e.g., silicon dioxide) is formed along the walls of trenches 200, after which conductive material 206 such as polysilicon is deposited to substantially fill each trench 200. A p-type well 208 is then formed between trenches 200 except between those trenches (e.g., 200-3 and 200-4) where a Schottky diode is to be formed. Thus, the regions 210 between trenches 200-3 and 200-4 where a Schottky diode is to be formed is masked during the p-well implant step. N+ source junctions 212 are then formed inside p-well regions 208, either before or after the formation of a p+ heavy body regions 214. A layer of conductive material 216 such as titanium tungsten (TiW) or titanium nitride (TiNi) is then patterned and deposited on the surface of the substrate to make contact to n+ source junctions 212. The same material is used in the same step to form anode 218 of Schottky diode 210. Metal (e.g., aluminum) is then deposited on top to separately contact MOSFET source regions 212 as well as p+ heavy body 216 and Schottky anode 218. A preferred process for the trench MOSFET of the type shown in the exemplary embodiment of Figure 2, is described in greater detail in commonly-assigned U.S. patent application number 08/970,221, titled "Field Effect Transistor and Method of its Manufacture," by Bencuya et al., which is hereby incorporated by reference in its entirety. It is to be understood, however, that the teachings of the present invention apply to other types of trench processes

with, for example, different body structures or trench depths, different polarity implants, closed or open cell structures, etc.

The resulting structure, as shown in Figure 2, includes a Schottky diode 210 that is formed between two trenches 200-3 and 200-4 surrounded by 5 trench MOSFET devices on either side. N-type substrate 202 forms the cathode terminal of Schottky diode 210 as well as the drain terminal of the trench MOSFET (see Figure 1). Conductive layer 218 provides the diode anode terminal that connects to the source terminal of the trench MOSFET. In this embodiment, the polysilicon in trenches 200-3 and 200-4 connects to the gate polysilicon (206) 10 of the trench MOSFET and is therefore similarly driven. The Schottky diode as thus formed has several operational advantages. As voltage builds on the cathode of the Schottky diode (i.e., substrate 202), the MOS structure formed by the poly filled trenches 200-3 and 200-4 forms a depletion region. This helps reduce the diode leakage current. Furthermore, the distance W between trenches 200-3 and 15 200-4 can be adjusted such that the growing depletion regions around each trench 200-3 and 200-4 overlap in the middle. This pinches off the drift region between Schottky barrier 218 and the underlying substrate 202. The net effect is a significant increase in the reverse voltage capability of the Schottky diode with little or no detrimental impact on its forward conduction capability. 20

In a preferred embodiment, the distance W between trenches 200-3 and 200-4, or the width of the mesa wherein the Schottky diode is formed, is smaller than inter-trench spacing for MOSFETs. The distance W can be, for example, 0.5 µm depending on doping in the drift region and the gate oxide thickness. The opening in which anode contact 218 is formed is even smaller than W, which may test the limits of the manufacturing process. To allow for greater manufacturing process flexibility, the present invention provides an alternate embodiment in Figure 3. Referring to Figure 3, a trench MOSFET-Schottky diode structure is shown that is similar to that shown in Figure 2 except for two

25

8

variations. The first variation relates to facilitating the manufacturing process by enlarging the anode contact area. This is accomplished by isolating the polysilicon layers (302-2, 302-3, 302-4) inside the trenches between which the Schottky diode is formed, from the gate polysilicon layers for the trench MOSFET devices. These isolated trench polysilicon layers (302-2, 302-3, and 302-4) can then be exposed when depositing the anode conductive layer 304. Thus, instead of a narrow contact area, this structure allows for a large anode contact area that connects to Schottky trench polysilicon layers as well as the trench MOSFET source terminal.

The second variation is in the number of adjacent trenches used to form the Schottky diode (306), a number that is strictly arbitrary. As shown in Figure 3, two parallel Schottky diode mesas 308 and 310 are formed between three trenches 302-2, 302-3, and 302-4. Since the area of the Schottky diode determines its forward voltage drop in response to current, Schottky structures with different numbers of adjacent trenches can be devised to arrive at the desired area. A twomesa structure is shown in Figure 3 for illustrative purposes only, and the embodiment shown in Figure 3 could use a single mesa as in Figure 2, or more than two parallel mesas. Similarly, the embodiment shown in Figure 2 could use two or more parallel mesas to implement the Schottky diode. To better understand this aspect of the invention, Figures 5A and 5B provide simplified top views of the embodiments shown in Figures 2 and 3, respectively. In these drawings, an exemplary open-cell trench MOSFET process is assumed where trenches extend in parallel. Figure 5A illustrates nine trenches 500-1 to 500-9 where a single-mesa Schottky diode is provided between trenches 500-3 and 500-4 and another one is provided between trenches 500-7 and 500-8. An active trench MOSFET is formed between all other trenches. Figure 5B shows eight trenches 502-1 to 502-8 where a double-mesa Schottky diode is formed between trenches 502-3, 502-4, and 502-5. As shown in both figures the distance W between the Schottky trenches is smaller than the other inter-trench spacings.

25

5

10

15

8

variations. The first variation relates to facilitating the manufacturing process by enlarging the anode contact area. This is accomplished by isolating the polysilicon layers (302-2, 302-3, 302-4) inside the trenches between which the Schottky diode is formed, from the gate polysilicon layers for the trench MOSFET devices. These isolated trench polysilicon layers (302-2, 302-3, and 302-4) can then be exposed when depositing the anode conductive layer 304. Thus, instead of a narrow contact area, this structure allows for a large anode contact area that connects to Schottky trench polysilicon layers as well as the trench MOSFET source terminal.

The second variation is in the number of adjacent trenches used to form the Schottky diode (306), a number that is strictly arbitrary. As shown in Figure 3, two parallel Schottky diode mesas 308 and 310 are formed between three trenches 302-2, 302-3, and 302-4. Since the area of the Schottky diode determines its forward voltage drop in response to current, Schottky structures with different numbers of adjacent trenches can be devised to arrive at the desired area. A twomesa structure is shown in Figure 3 for illustrative purposes only, and the embodiment shown in Figure 3 could use a single mesa as in Figure 2, or more than two parallel mesas. Similarly, the embodiment shown in Figure 2 could use two or more parallel mesas to implement the Schottky diode. To better understand this aspect of the invention, Figures 5A and 5B provide simplified top views of the embodiments shown in Figures 2 and 3, respectively. In these drawings, an exemplary open-cell trench MOSFET process is assumed where trenches extend in parallel. Figure 5A illustrates nine trenches 500-1 to 500-9 where a single-mesa Schottky diode is provided between trenches 500-3 and 500-4 and another one is provided between trenches 500-7 and 500-8. An active trench MOSFET is formed between all other trenches. Figure 5B shows eight trenches 502-1 to 502-8 where a double-mesa Schottky diode is formed between trenches 502-3, 502-4, and 502-5. As shown in both figures the distance W between the Schottky trenches is smaller than the other inter-trench spacings.

25

5

10

15

10

15

20

10

performance trade off is introduced by the method and structure of the present invention in that by enhancing the Schottky diode performance with a trench MOS structure, additional input capacitance is adversely incorporated into the MOSFET. This additional capacitance degrades the switching performance of the MOSFET to some extent. However, in many applications such a trade off is acceptable. For example, in the dc-dc converter application shown in Figure 1, switching loss in the lower transistor Q2 does not contribute that significantly to the overall conversion efficiency of the circuit.

In conclusion, the present invention provides methods and structure for a monolithically integrated Schottky diode and trench MOSFET. By distributing a Schottky diode within the cell array of the trench MOSFET, the overall switching characteristics of the MOSFET body diode is improved. While the above is a complete description of specific embodiments of the present invention, it is possible to use various alternatives, modifications and equivalents. For example, the techniques taught by the present invention can be employed in trench processes using either an open-call or a closed-cell structure. Therefore, the scope of the present invention should be determined not with reference to the above description but should, instead, be determined with reference to the appended claims, along with their full scope of equivalents.

### WHAT IS CLAIMED IS:

greater than the distance W.

1	1. A monolithically integrated structure combining a field effect
2	transistor and a Schottky diode on a semiconductor substrate, comprising:
3	a first trench extending into the substrate and substantially filled by
4	conductive material forming a gate electrode of the field effect transistor;
5	a pair of doped source regions positioned adjacent to and on opposite
6	sides of the trench and inside a doped body region, the doped source regions
7	forming a source electrode of the field effect transistor, and the substrate forming a
8	drain electrode of the field effect transistor; and
9	a Schottky diode having a barrier layer formed on the surface of the
10	substrate and between a pair of adjacent trenches extending into the substrate, the
11	pair of adjacent trenches being substantially filled by conductive material and
12	being separated by a distance W.
1 2 3	2. The monolithically integrated structure of claim 1 wherein the conductive material in each trench is separated from trench walls by a thin layer of dielectric.
1	3. The monolithically integrated structure of claim 2 further
2	comprising a second trench adjacent to the first trench, the second trench forming
3	the gate electrode of the field effect transistor in a similar fashion to the first
4	trench,
5	wherein, a distance between the first trench and the second trench is

5

6

greater than the distance W.

#### WHAT IS CLAIMED IS:

A monolithically integrated structure combining a field effect 1. 1 transistor and a Schottky diode on a semiconductor substrate, comprising: 2 a first trench extending into the substrate and substantially filled by 3 conductive material forming a gate electrode of the field effect transistor; 4 a pair of doped source regions positioned adjacent to and on opposite 5 sides of the trench and inside a doped body region, the doped source regions 6 forming a source electrode of the field effect transistor, and the substrate forming a 7 drain electrode of the field effect transistor; and 8 a Schottky diode having a barrier layer formed on the surface of the 9 substrate and between a pair of adjacent trenches extending into the substrate, the 10 pair of adjacent trenches being substantially filled by conductive material and 11 being separated by a distance W. 12 The monolithically integrated structure of claim 1 wherein the 2. 1 conductive material in each trench is separated from trench walls by a thin layer of 2 dielectric. 3 The monolithically integrated structure of claim 2 further 3. 1 comprising a second trench adjacent to the first trench, the second trench forming 2 the gate electrode of the field effect transistor in a similar fashion to the first 3 trench, 4

wherein, a distance between the first trench and the second trench is

	-
1	4. The monolithically integrated structure of claim 3 wherein the
2	barrier layer comprises metal and electrically connects to the source electrode of
3	the field effect transistor.
	·
1	5. The monolithically integrated structure of claim 4 wherein the
2	barrier layer and a metal layer connecting to the source regions comprise one of
3	either titanium tungsten or titanium nitride.
•	
1	6. The monolithically integrated structure of claim 5 wherein the
2	barrier layer and the metal layer connecting to the source regions connect together
3	by an overlying layer of aluminum.
1	7. The monolithically integrated structure of claim 4 wherein the
2	conductive material in the first and second trenches electrically connects to the
3	conductive material in the pair of adjacent trenches between which the Schottky
4	diode is formed.
	o my 1'41' - 11' into control atmosphere of alaim 4 wherein the
1	8. The monolithically integrated structure of claim 4 wherein the
2	conductive material in the pair of adjacent trenches between which the Schottky
3	diode is formed is electrically isolated from the conductive material in the first and
4	second trenches.
1	9. The monolithically integrated structure of claim 8 wherein the
2	metal forming the barrier layer also covers and connects to the conductive material
2	in the pair of adjacent trenches between which the Schottky diode is formed.

1	10. The monolithically integrated structure of claim 8 wherein the
2	conductive material in the pair of adjacent trenches between which the Schottky
3	diode is formed, is recessed into the pair of adjacent trenches and covered by a
4	layer of dielectric material.
1	11. A monolithically integrated structure combining a field effect
2	transistor and a Schottky diode on a semiconductor substrate, comprising
3	a plurality of trenches extending in parallel and into the substrate
4	forming a corresponding plurality of mesas therebetween, the plurality of trenches
5	being substantially filled by a conductive material that is separated from trench
6	walls by a thin layer of dielectric material;
7	a doped well region formed inside the plurality of mesas except for
8	at least one mesa;
9	a pair of doped source regions formed on the surface of the substrate
10	in each doped well region and adjacent to trench walls; and
11	a layer of metal formed on the surface of the substrate on the
12	plurality of mesas to connect to the pair of doped source regions, the layer of metal
13	also forming a barrier layer on the surface of the at least one mesa,
14	wherein, the layer of metal connecting to the pair of doped source
15	regions forms a source terminal of the field effect transistor, the substrate forms a
16	drain terminal of the field effect transistor, and the conductive material in the
17	plurality of trenches forms a gate terminal of the field effect transistor, and
18	wherein, the layer of metal forming a barrier layer on the surface of
19	the at least one mesa comprises an anode terminal of a Schottky diode and the

substrate forms a cathode terminal of the Schottky diode.


1	12. The monolithically integrated structure of claim 11 wherein a
2	width of the at least one mesa is smaller than a width of the remaining plurality of
3	mesas.
	•
1	13. The monolithically integrated structure of claim 12 wherein
2	the conductive material substantially filling the plurality of trenches comprises
3	polysilicon, and the layer of metal comprises titanium tungsten.
1	14. The monolithically integrated structure of claim 12 wherein
2	the conductive material substantially filling the plurality of trenches are electrically
3	connected.
1	15. The monolithically integrated structure of claim 12 wherein
2	the conductive material inside trenches forming the at least one mesa is electrically
3	isolated from conductive material inside the remaining plurality of trenches.
1	16. The monolithically integrated structure of claim 15 wherein
2	the conductive material inside trenches forming the at least one mesa is electrically
3	connected to the source terminal of the field effect transistor.
1	17. The monolithically integrated structure of claim 16 wherein
2	the conductive material inside trenches forming the at least one mesa is recessed
3	into the trench and covered by a layer of dielectric material.

1	20. A method of manufacturing a trench field effect transistor and
2	a Schottky diode on a semiconductor substrate, comprising the steps of:
3	forming a plurality of trenches extending into the substrate, with a
4	first trench being adjacent to a second trench, and the second being adjacent to a
5	third trench;
6	forming a layer of conductive material inside the plurality of
7	trenches, the layer of conductive material being isolated from trench walls by a
8	dielectric layer;
9	forming a doped body region extending into the substrate between
10	the first and the second trenches and not between the second and the third trenches
11	forming doped source regions inside the doped body region and
12	adjacent to the walls of the first and the second trenches; and
13	forming a conductive anode layer on the surface of the substrate
14	between the second and the third trenches,
15	whereby a field effect transistor is formed with the substrate
16	providing a drain terminal, the doped source regions a source terminal and the
17	conductive layer in the first and the second trenches a gate terminal, and
18	a Schottky diode is formed with the substrate providing a cathode
19	terminal and the conductive anode layer providing an anode terminal.


- 21. A method of manufacturing a trench field effect transistor and
  a Schottky diode on a semiconductor substrate, comprising the steps of:
  forming a plurality of trenches extending into the substrate;
  forming a layer of conductive material inside the plurality of
  trenches, the layer of conductive material being isolated from trench walls by a
  dielectric layer;
  forming a plurality of doped body regions extending into the
- substrate between each adjacent pair of trenches;

9	forming doped source regions inside the doped body regions and
10	adjacent to the walls of the adjacent pair of trenches; and
11	forming a conductive anode layer on the surface of the substrate
12	between the plurality of doped body regions,
13	whereby an interspersed field effect transistor-Schottky diode
14	structure is formed with the substrate providing a drain terminal, the doped source
15	regions a source terminal and the conductive layer in the first and the second
16	trenches a gate terminal of the field effect transistor, and the substrate providing a
17	cathode terminal and the conductive anode layer providing an anode terminal of
1 Ω	the Schottky diade


PCT/US00/03664




- FIGURE 1-(PRIOR ART)




2 / 4



- FIGURE 5A-



- FIGURE 5B-



- FIGURE 6-

